- Bliv medlem
-
Du er ikke logget ind
Log ind Opret dig
Du er ikke logget ind
Beskrivelse
This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.
